


FIG. 1






FIG. 3




FIG. 4

		RESOURCE USAGE - Processor Logic or System Memory								
		Instruction Fetch Logic	ROM or 2 Port Main RAM	Instruction Decode Logic	Register RAM (3port)	Address Mode Logic	ALU	Peripheral Adaptor Logic	Branch / Wait Logic	Register Write Logic
PIPELINE STAGE										
Stage #	Description									
0	Instruction Fetch	Used	Read							
1	Instruction Decode			Used						
2	Register Reads				Read					
3	Address Modes					Used				
4	ALU Operation						Used			
	Memory or I/O		Read or Write					Read or Write		
5	Cycle								Used	
6	Branch/Wait									Used
7	Register Write				Write					Used

58

56

FIG. 5

ADDRESS	READ	WRITE	
0	Register R0..R7	Register R0..R7	138
1	Program Counter	Program Countor	136
2	Condition Code	Condition Code	134
3	Break Point	Stop	132
4	Wait	SCU Access Pointer	112
5	Semaphore Vector	Up Vector	109
6	RESERVED	Down Vector	110
7	Time	RESERVED	

130

FIG. 6

15
Unused




FIG. 7

Address Mode	Description	1-Word	2-Word
register	Rn	yes	no
register indirect	*Rn	yes	no
base displacement	*(Rn+K)	yes	yes
PC relative	*(PC+K)	yes	yes
absolute	*K	no	yes
immediate	K	some	some

140 142 143

FIG. 8.

<u>Instr</u>	<u>Description</u>	<u>Available Address Modes</u>
add	2's complement add	register, immediate
and	bitwise and	register, immediate
bc	conditional branch	PC relative
bic	bit clear	immediate
bis	bit set	immediate
bix	bit change	immediate
bra	unconditional branch	PC relative
inp	read input port	immediate
ior	bitwise inclusive or	register, immediate
jsr	jump to subroutine	register indirect, absolute
ld	load from RAM	base displacement, absolute
mov	move immediate	immediate
outp	write output port	immediate
rol	bitwise rotate left	register, immediate
st	store to RAM	base displacement, absolute
sub	2's complement subtract	register
thrd	get thread number	register
xor	bitwise exclusive or	register, immediate

FIG. 9

```

150 // Initialize Constants
    SCUptr 0x04 // SCU pointer register
    SCUpc 0x00 // SCU program counter register
    SCUreg 0x00 // SCU thread register register
    SCUsr 0x03 // SCU stop/run register

151 Word
    Address
    0 // System powers up in SIMD mode with all threads using common code
    0

152 1 InitializeThreads: // ALL THREADS RUNNING
    1
    1 thrd r0 // differentiate threads
    2 mov r2, 0x00 // initialize register R2 to zero

154 3 InitMemory: // write zeros to memory, SIMD Mode
    3
    3 st r2, r0, 0x00 // 8-way parallel store to memory
    4 add r0, r0, 0x08 // move threads to next 8 memory locations
    5 bfc r0, r0, 0x0E // Check if 16k words initialized by testing bit 14 of word
    6 bc 0x9, Initmemory // if v bit=0, branch back

156 7 StopThreads: // stop threads 1 to 7
    7
    7 mov r7, 0xFE // set up mask to only select thread 0
    8 outp r7, SCUsr // set SCU stop vector for only thread 0 running

158 9 InitForMIMD: // ONLY THREAD ZERO RUNNING
    9
    9 mov r5, 0x38 // select SCU pointer value for thread 7 & its register R0
    10 mov r6, 23 // set pointer to start of MIMD branch table
    12 mov r7, 0x800 // branch location for thread 7
    14 mov r0, 0x100 // point thread to its branch location

160 15 SetMIMD: // restart threads in MIMD operating mode
    15
    15 outp r5, SCUptr // select thread to change SCU pointer register
    16 outp r6, SCUpc // initialize program counters by SCU PC register
    17 outp r7, SCUreg // initialize R0 of selected thread to MIMD branch location
    18 sub r7, r7, 0x100 // pointer to next branch address
    19 sub r5, r5, 0x08 // shift to next thread value
    20 bc 0x0A, SetMIMD // loop until program counters of thread 7 to 1 initialized
    21 mov r4, 0x00 // set up SCU mask to select all threads
    22 outp r4, SCUsr // set SCU stop vector to run all threads

162 23 MIMDStart: // each thread branches to individual independent programs
    23
    23 jsr r0, r0 // jump to different program for each thread, start MIMD

```